

## **Area Optimized 32-Bit Pipeline RISC Processor in VHDL**

Swati Joshi

[swati\\_joshi20@yahoo.co.in](mailto:swati_joshi20@yahoo.co.in)

Puran Gour

[purangour@rediffmail.com](mailto:purangour@rediffmail.com)

*Abstract* — RISC architecture is a solution of recent era for complex computation in SOC. As name itself suggest that there is less complicated control mechanism because of reduced instruction. In this paper RISC design has been proposed for lesser area and balance between high speed by pipeline approach. Design is implemented using VHDL.

*Keywords-* RISC, SOC, pipeline, VHDL.

IJDACR