

VHDL Implementation of BIST Enabled UART

Manisha Golia
M. Tech. Scholar
manisha_golia@rediffmail.com
Oriental University, Indore
(India)

Sunil Shukla
Assistance Professor
sunilshukla.oriental@gmail.com
Oriental University, Indore
(India)

H. R. Singh
Professor
harsingh@oriental.ac.in
Oriental University, Indore
(India)

Abstract – This paper introduces a novel approach of Linear Feedback Shift Resister (LFSR) for Built-in-self-test (BIST) along with 8 bit UART, to overcome testability and data integrity. The complete design is implemented in VHDL and simulated throughout in Modelsim, synthesis is carried out in Xilinx 14.1. The IP core is implemented on FPGA device 3s500efg320-4. The results indicate that this model eliminates the need of higher end, expensive testers and thereby it can reduce the development time and cost.

Keywords – BIST, FPGA, LFSR, Modelsim, UART, VHDL, Xilinx.