

RTL Implementation of AXI Interface for Memory Controller

Dr. K.C. Mahajan¹, Mukesh K Yadav²

Professor, Technocrats Institute of Technology (Excellence), Bhopal Madhya Pradesh¹

PhD Scholar (Electronics) Mewar University Chittorgarh, Rajasthan²

Abstract – This paper proposes an implementation of AXI 2.0 protocol which removes the limitation of communication architecture, which would otherwise reduce the speed of data transfer in System on chip. We have also implemented DDR3 controller which was then interface with AXI 2.0 protocol. Proposed protocol was synthesized on Xilinx 13.1 and simulated using Modelsim 6.5e.

Keywords – AXI, DDR3, Modelsim, Xilinx.

IJDACR