



Low Power and High Speed Reconfigurable FIR Filter Based on a Novel Window Technique for System on Chip

Rainy Chaplot¹

¹G.I.T.S., Udaipur, India

rainy.chaplot@gmail.com

Anurag Paliwal²

²G.I.T.S., Udaipur, India

paliwal_rajasthan@yahoo.com

Abstract— In this brief, we have designed a Reconfigurable Digital Low Pass and high pass FIR Filter System On Chip design. Analysis of performance of various filter orders 10, 20 to 120 are demonstrated for different window techniques namely Rectangular, Hanning, Hamming, Bartlett and Kaiser Window Function, with sampling frequency 48 KHz and with cut off frequency 10.8 KHz. It is shown that filter design by using Kaiser Window function is best in terms of minimum power consumption whereas Hanning window function in terms of minimum time required for simulation. Thus authors have combined both window function and formulated a new adjustable window function, that over comes the tradeoff between Kaiser and Hanning for power and delay. The new proposed window function gives intermediate results when compared with other two. We have concluded the calculated parameters i.e. Power Consumption (Static and Dynamic), and Delay for different window function along with the proposed window function, on the Spartan 6 family of Xilinx, so as to exploit respective window according to application. The coefficient of FIR filter is generated using MatLab script. Based on the coefficients, FIR filter is being modeled in VHDL using Simulink and programmed in VHDL using Xilinx system generator and finally synthesized and simulated on Xilinx design suite 14.4 ISE for time analysis and Xilinx Plan Ahead for power analysis.

Keywords— FIR, ASIC, FPGA, Window Function, System On Chip, Reconfigurability, LTI System, and DSP.

I. INTRODUCTION

The developments in electronic technology, growth in mobile computing and portable multimedia applications are taking place at a tremendous speed. The battery lifetime of portable electronics has become a major design concern as more functionality is incorporated into these devices. Since many telephony and data communications applications have been moving to digital, and with the advancement in VLSI technology, the need of low power circuits for digital filtering methods continues to grow^[10]. This resulted in increased demand for Digital Signal Processing (DSP)

System. One of the most widely used operations performed in DSP is digital filtering. Other than this, DSP is used in numerous applications such as video compression, digital set-top box, multimedia and wireless communications, speech processing, transmission systems, radar imaging, global positioning systems, and biomedical signal processing^[11].

An operation of digital filter design is calculation of filter transfer function coefficients that decide the response of the filter. Typical filter applications include signal preconditioning, band selection, and low/high pass filtering. Digital Filters are categorized as Finite Impulse Response (FIR) and Infinite Impulse Response (IIR) Filter. Reason for choosing FIR filter over IIR is that FIR filter has strictly linear phase, non-recursive structure, arbitrary amplitude-frequency characteristic, high stability and real-time stable signal processing requirements etc^[6].

Real time high speed realization of FIR filters with less power consumption has become much more demanding and is a challenging task. Since the complexity of implementation grows with the filter order and the precision of computation, several attempts have, therefore, been made to develop dedicated and reconfigurable architectures for realization of FIR filters in Application Specific Integrated Circuits (ASIC) and Field-Programmable Gate Arrays (FPGA) platforms. Based on the literature survey^[2-6], we can conclude that:

- Either it takes into consideration one particular filter design technique
- Or it takes into consideration filter order
- Or a particular family of FPGA
- Or it takes into consideration either power, resource or delay

This paper provides an extended version of the conference paper presented.^[1] The paper has been extended to provide: (i) extended background information, (ii)



Reconfigurability feature implementing low pass and high pass filter both, (iii) Experimental methodology details, (iv) New proposed window function and (v) new results.

The rest of the paper is organized as follows: Section II describes the basic principle and structure for FIR filter. Section III presents the window function method for FIR filter design and the classic window shapes. Section IV describes the design specification of filter. Section V presents the proposed objective. Section VI introduces the experimental methodology used. Analysis of parameters for exciting window functions are presented in section VII. Section VIII describes the power reduction using adjustable window function. Finally conclusions and future scope are presented in Sections X.

II. BASICPRINCIPLE AND STRUCTURE OF FIR FILTER

Linear Time Invariant Finite impulse response filters constitute the backbone of DSP systems and are the most common digital filter. Signal separation and signal restoration are the two uses of filters. Signal restoration is used when the signal has been distorted in some way. While when the signal has been contaminated with noise or other signals, signal separation is needed. The direct form realization structure of FIR filter can be described by simple convolution operation as described by equation(1), where x is input signal, y is convolved output and h is filter impulse response.

$$y(n) = \sum_{k=0}^{N-1} [h(k) * x(n-k)] \quad (1)$$

The desired frequency response $H_d(e^{j\omega})$ of any digital filter is periodic in frequency and can be expanded in a Fourier series, using the following relation^[9]:

$$H_d(e^{j\omega}) = \sum_{n=-\infty}^{\infty} [h_d(n) * e^{-j\omega n}] \quad (2)$$

Where
$$h_d(n) = 1/2\pi \int_0^{2\pi} H_d(e^{j\omega}) * e^{j\omega n} d\omega \quad (3)$$

The unit sample response $h_d(n)$ obtained from the above equation is for infinite duration, so to yield an FIR filter of length N (i.e. 0 to $N-1$), it must be truncated to $n = N-1$. Thus the frequency response of the desired FIR filter is obtained by modifying eq. (3) to length N is given by:

$$H_d(e^{j\omega}) = \sum_{n=0}^{N-1} [h(n) * e^{-j\omega n}] \quad (4)$$

A. Structure of FIR filter

A finite impulse response (FIR) filter structure can be used to implement digitally almost any sort of frequency response .An FIR filter is usually implemented by using a

series of delays, multipliers, and adders to create the filter's output. Figure 1 shows the basic block diagram for an FIR filter of length N . The h_k values are the coefficients used for multiplication, so that the output at time n is the summation of all the delayed samples multiplied by the appropriate coefficients.




Fig.1Direct Form realization structure of an FIR system

III. WINDOW FUNCTION METHOD OF FIR FILTER DESIGN

In the window method, we develop a causal linear-phase FIR filter by multiplying an ideal filter that has an infinite-duration impulse response (IIR) by a finite-duration window function:

$$h[n] = h_d[n] * w[n] \quad (5)$$

where $h[n]$ is the practical FIR filter, $h_d[n]$ is the ideal IIR prototype filter, and $w[n]$ is the window function.

Now, the multiplication of the window function $w(n)$ with $h_d(n)$ in time domain, is equivalent to convolution of $H_d(\omega)$ with $W(\omega)$, it has the effect of smoothing $H_d(\omega)$ where $W(\omega)$ is the frequency domain representation of the window function

$$W(\omega) = \sum_{n=0}^{N-1} [w(n) * e^{-j\omega n}] \quad (6)$$

Thus the convolution of $H_d(\omega)$ with $W(\omega)$ yields the frequency response of the truncated FIR filter as:

$$H_d(\omega) = 1/2\pi \int_{-\pi}^{\pi} H_d(k) * W(\omega-k) d\omega \quad (7)$$

However, the frequency response can also be obtained using equation (4), but direct truncation of $h_d(n)$ to N terms to obtain $h(n)$ will leads to the Gibbs phenomenon effect which manifests itself as a fixed percentage overshoot and ripple before and after an approximated discontinuity in the frequency response due to the non-uniform convergence of the fourier series at a discontinuity^[9]. Thus ,in order to reduce the ripples, $h_d(n)$ is multiplied with a window function $w(n)$, which eliminates the ringing effects at the



band edge and does result in lower side lobes at the expense of an increase in the width of the transition band of the filter.

A. Classic Window Shapes

Fixed window and adjustable window are the two categories of window function. Bartlett window, Hanning, Hamming and Rectangular window are mostly used fixed window function. Kaiser window is a type of adjustable window function [9].

1) Rectangular window:

$$w_{\text{Rectangular}}(n) = \begin{cases} 1 & |n| \leq (N-1)/2 \\ 0 & \text{Else} \end{cases} \quad (8)$$

2) Hanning Window :

$$w_{\text{Hanning}}(n) = \begin{cases} 0.5 - 0.5 \cos[2\pi n/(N-1)] & 0 \leq n \leq N-1 \\ 0 & \text{Else} \end{cases} \quad (9)$$

3) Bartlett (Triangular) window:

$$w_{\text{Bartlett}}(n) = \begin{cases} 1 - \{2[|n-(M-1)/2|]/(M-1)\} & 0 \leq n \leq N-1 \\ 0 & \text{Else} \end{cases} \quad (10)$$

4) Hamming Window:

$$w_{\text{Hamming}}(n) = \begin{cases} 0.54 - 0.46 \cos[2\pi n/(N-1)] & 0 \leq n \leq N-1 \\ 0 & \text{Else} \end{cases} \quad (11)$$

5) Kaiser Window:

$$w_{\text{Kaiser}}(n) = \begin{cases} I_0[\beta \{1 - [n-\alpha/\alpha]^2\}^{0.5}] / I_0(\beta) & 0 \leq |n| \leq N \\ 0 & \text{Else} \end{cases} \quad (12)$$

Where $\alpha = N/2$

$$\beta = \begin{cases} 0.1102(A-8.7) & A \geq 50 \text{ dB} \\ 0.5842(A-21)^{0.4} + 0.07886(A-21) & 21 < A < 50 \text{ dB} \\ 0 & A \leq 21 \text{ dB} \end{cases}$$

$$N = [(A-7.95)/2.286\Delta\omega]$$

I_0 = 0th order modified Bessel Function of First kind
A is attenuation in dB and $\Delta\omega$ is the transition width

IV. DESIGN SPECIFICATION OF FILTER

- Response type: Low Pass, High Pass
- Design method: Window Functions
- Filter order: 10, 20 up to 120
- Hardware architecture: Direct form
- Sampling frequency: 48000Hz
- Cut Off frequency: 10800Hz
- Input data length: 16 bits

- Output data length: 32 bits




Fig.2 Magnitude response of the 16 bit-input and 32 bit output

V. PROPOSED OBJECTIVE

The designed FIR filter has the following prime objectives:

- 1) Reconfigurable to implement different order of the filter 10, 20, 30 up to 120 for low pass and high pass filtering.
- 2) To compare and contrast the performance comprising Power(dynamic and static) and delay analysis for LPF and HPF ,for various filter orders with different window technique namely Rectangular window, Hanning window, Hamming window and Bartlett window(Fixed Window Functions), and Kaiser window (Adjustable window function).
- 3) To formulate and implement a new optimized window function for Reconfigurable FIR filter that effectively removes the tradeoff between time-power consumption from the existing window function results.

This paper describes an architectural approach towards the simulation of FIR filters using Xilinx Design Suite 14.1 and subsequent synthesis on Spartan 6 family of Field Programmable Gate Arrays (FPGA). The parallel processing capability of the FPGA greatly increases the speed of operation in the implementation of the digital filter. As VHDL provides reconfigurability feature, in terms of the order and type of the filter (Low pass, high pass, band pass and band stop), cut off frequency, thus the filter is described in VHDL.

VI. PROPOSED EXPERIMENTAL METHODOLOGY

Initially we have generated the filter coefficients by writing MATLAB script. Then FIR filter model is generated on

Simulink, by use of Xilinx Block set 14.4. We can use Xilinx System Generator is used to generate VHDL code for the model [7,8]. Finally, the code so generated is needed to be synthesized and implemented by Software Xilinx ISE Design Suite 14.4 to estimate time required for execution. Later Xilinx Plan Ahead is used to estimate the power (static and dynamic) consumption.




Fig. 3 Experimental Methodology

VII. ANALYSIS OF PARAMETERS FOR EXISTING WINDOW FUNCTION

A. Low Pass Fir Filter^[1]

1) **Power Consumption Analysis:** We find that the total power consumption (i.e. static and dynamic) is minimum for Kaiser window function equal to 67.3 mW (order 10) – 74.1 mW (order 120) and maximum for most of the order for Hanning window function, equal to 71.1 mW (order 10) – 79.1 (order 120).




Fig.4 Power consumption analysis for LPF

2) **Delay Analysis:** The minimum delay occurs in the Hanning window function, calculated to be 33.61ns (order 10) – 260.69 ns (order 120).




Fig. 5 Delay Analysis for LPF

B. High Pass Fir Filter

1) **Power Consumption Analysis:** We find that the total power consumption (i.e. static and dynamic) increases with increase in order of filter. Power consumption is minimum for Kaiser window function equal to 67.3 mW (order 10) – 74.1 mW (order 120), and for rectangular window function equal to 67.2 mW (order 10) – 74.4 mW (order 120). However, we also know that as Kaiser is an adjustable window function, providing the flexibility to adjust main lobe width and control the side lobe attenuation and also it provide variable transition bandwidth. Therefore, although both are giving minimum power consumption, but we are choosing Kaiser Window function for our work.




Fig.6 Power consumption analysis for HPF

2) **Delay Analysis:** The minimum delay occurs in the Hanning window function, calculated to be 28.30ns (order 10) – 273.87 ns (order 120).




Fig. 7 Delay Analysis for HPF

VIII. POWER REDUCTION USING ADJUSTABLE WINDOW FUNCTION

In prior paper^[1], authors have analyzed LPF on different families of FPGA and from the results obtained, FIR filter implemented on Spartan 6 family was consuming the minimum resources and thus minimum power, then other families of FPGA. Thus in the extended paper, results on only Spartan 6 family is presented.

As clear from the results obtained in section VII, there is a tradeoff between power consumption and delay. Kaiser window function is giving minimum power(including static and dynamic power), whereas Hanning window function is giving minimum delay as compared to other

window functions for both low pass and high pass filter, implemented on Spartan 6 Family of FPGA. Thus authors have designed a new window structure that effectively combines the two window function i.e. an adjustable window function namely Kaiser Window and a fixed window function namely Hanning window and formulates them to provide low power and high speed Reconfigurable FIR Filter System On chip design in a common window function.

The new proposed window function is obtained by modifying and averaging the existing Kaiser and Hanning window function, given by:

$$W(n) = \{0.50 - 0.40 [I_0(\beta(1-[n-\alpha/\alpha]^2)^{0.5}) / I_0(\beta)] + 0.58 \cos[(2\pi n) / (N-1)]\} / 2$$

$$\text{for } 0 \leq |n| \leq N-1$$

Where $\alpha = N-1/2$;

$$\beta = 0.5842 (F_c/F_s); \quad (13)$$

F_c and F_s are cut off and sampling frequency respectively

Filter coefficients are calculated using this formula by writing a MATLAB script, rest of procedure has been followed same as described in section VII, to obtain time and power details. Authors have designed low pass and high pass FIR filter with the proposed window to evaluate its efficiency.

A. Power Consumption Analysis:

We find that the total power consumption (i.e. static and dynamic) increases with increase in order of filter. Power consumption with the proposed window function has an intermediate value then the other two, equal to 67.2 mW (order 10) – 77.2 mW (order 120) for low pass filter(fig 8) and equal to 67.1 mW (order 10) – 76.4 mW (order 120) for high pass filter(fig 9).




Fig. 8 Power Consumption by Kaiser - Hanning window for LPF




Fig.9 Power Consumption by Kaiser-Hanning window for HPF

B. Delay Analysis:

The intermediate delay occurs in the Kaiser-Hanning window function, calculated to be 28.30ns (order 10) – 278.15 ns (order 120) for LPF (fig 10) and 28.30ns (order 10) – 273.06 ns (order 120) for HPF (fig 11).




Fig. 10 Delay Analysis for Kaiser - Hanning window for LPF




Fig. 11 Delay Analysis for Kaiser-Hanning window for HPF

IX. CONCLUSION & FUTURE WORK

A hardware efficient reconfigurable low pass and high pass FIR filter has been presented in this paper using fixed and adjustable window function. Here we have analysed parameters namely Delay, and Power Consumption on Spartan 6 family in the LTI system and outlined the results for different window techniques. However we found that there is a trade off between performance, and response including Power Consumption and Delay analysis. Thus a

International Journal of Digital Application & Contemporary research

Website: www.ijdacr.com (Volume 2, Issue 6, January 2014)

new window function is formulated by modifying and averaging the existing Kaiser and Hanning window function. Power and delay simulated results show significant performance upgrading of the proposed window compared to the Kaiser and Hanning, and the performance comparison shows that the proposed window's simulated results have an intermediate value, to meet the desired specification of low power and high speed for different applications.

Thus by taking the reconfigurability as platform, the analysis made with randomly chosen parameters like cut off frequency and sampling frequency, will help the user with the appropriate constraints to configure and find the best suitable window shape for filtering and processing of the data according to specifications for which he needs best and is interested in. However if we reduce the sampling frequency than the chosen value in this analysis, power consumption increases whereas on increasing sampling frequency power consumption decreases. While delay increases in both cases^[1].

For future the work will be extended to reconfigure the filter to provide band pass, and band stop filter with different cut off frequency with parameter analysis and power, resource and time reduction and to analyse the effect of window function on main lobe width and side lobe attenuation.

ACKNOWLEDGMENT

The authors would like to thank department of ECE, GITS, Udaipur for on time support to execute the study & providing requisite laboratory facilities to perform our experiments.

REFERENCES

- [1] Rainy Chaplot and Anurag Paliwal, "Low Power Reconfigurable FIR Filter Based on Window Techniques for On Chip Network", Proc. IEEE International Conference on Signal Processing and Communication, pp 311-316, Dec 2013.
- [2] Jongsun Park, Woopyo Jeong, Hamid Mahmoodi-Meimand, Yongtao Wang, Hunsoo Choo and Kaushik Roy, "Computation sharing programmable FIR filter for low-power and high-performance applications", IEEE Journal of Solid State Circuits, Vol 39, Issue 2, pp 348-357, Feb. 2004.
- [3] Evangelos F. Stefatos, Ilias Bravos and Tughrul Arslan, "Low-Power Implementation of FIR Filters within an Adaptive Reconfigurable Architecture", pp. 1760-1763, ISCAS 2006.
- [4] Erhan Özalevli, Walter Huang, Paul E. Hasler and David V. Anderson, "A Reconfigurable Mixed-Signal VLSI Implementation of Distributed Arithmetic Used for Finite-Impulse Response Filtering", IEEE Transactions on Circuits and Systems—I, Vol. 55, No. 2, March 2008.
- [5] GAO Jinding, HOU Yubao and SU Long, "Design and FPGA Implementation of Linear FIR Low-pass Filter Based on Kaiser

Window Function", Fourth International Conference on Intelligent Computation Technology and Automation, 2011.

- [6] Saurabh Singh Rajput and Dr.S.S. Bhaduria, "Implementation of FIR Filter using Adjustable Window Function and Its Application in Speech Signal Processing", International Journal of Advances in Electrical and Electronics Engineering (IJAEEE), pp.158-164, Jan 2013.
- [7] Anurag Aggarwal, Astha Satija and Tushar Nagpal, "FIR Filter Designing using Xilinx System Generator", International Journal of Computer Applications, Vol 68, No.11, pp. 37-41, April 2013.
- [8] Jinlong Wang, Lan WANG and Zhen Yuan, "Study and optimization of FIR filter based on FPGA", International conference on Information Technology and Software Engineering, pp 75-85, 2012.
- [9] S Salivahanan, C Gnanapriya, Digital Signal Processing, Second Edition.
- [10] Ramesh .R and Nathiya .R, "Realization of fir filter using Modified distributed Arithmetic architecture", International Journal (SIPIJ) Vol.3, No.1, pp no 83-94, Feb 2012.
- [11] Gopal .S.Gawande, K.B.Khanchandani, T.P.Marode, "Performance analysis of fir digital filter design Techniques", International journal for computing and corporate research, Vol 2 Issue 1, Jan 2012.