Research Article
Swati Kukde
Journal
International Journal of Digital Applications and Contemporary Research (IJDACR)
ISSN
2319-4863
Volume / Issue
Vol.7 · Issue 1
Published
August 2018
Access
Open Access
Licence
CC BY-NC-SA 4.0
As the Technology advances day by day, there is an essential need of a secured data transmission for exchanging information from one user to the other. The access of objects in data security is based on key properties that are the root of communication and authentication. Advanced Encryption Standard is specified by National Institute of Standards in 2001 as the specifications for encryption in electronic communication. It is also known as symmetric key algorithm as the encryption and decryption both are formulated using this single standard. From the family of ciphers, NIST selected three members of Rijndael family, each with key length 128, 192 and 256 bits for each 128-bit block size. In this research, AES 128 bits has been designed and implemented. This paper presents an area efficient S-BOX structure based on Galois Field arithmetic which is also used for optimizing the speed. The proposed SBOX is very attractive for their extremely small sizes are described in hardware using the HDLs. These VHDL RTL models are simulated on Modelsim 6.5e to check area efficiency.
Swati Kukde (2018). Area Efficient AES SBOX Architecture. International Journal of Digital Applications and Contemporary Research (IJDACR), Vol.7, Issue 1. ISSN: 2319-4863.
Full references are available in the PDF version of this paper.
Download Full Paper (PDF) →Share This Paper
Call for Submissions
IJDACR accepts submissions on a rolling basis. Authors are advised to consult the preparation guidelines and scope documentation prior to submission.
Submissions are subject to editorial screening and peer review. Submission does not guarantee acceptance.