Archive Browsing VOLUME 7 ISSUE 10 MAY 2019

Load Frequency Control of Distributed Generation Systems using Ziegler-Nichols Method
Abstract: This paper deals with the load frequency control of Distributed Generation Systems (DGS) consisting of Wind, Solar and Diesel Generator. The Diesel Generator is controlled either by P or PI or PID controller to inject regulated amount of real power to the power system based on its rating. As a result it regulates the mismatch between the real power generation and the load which will lead to a minimum power and frequency deviations. A systematic way of deciding frequency bias parameter along with tuning the gains of the Proportional, Integral and Derivative controller (PID) based on Ziegler-Nichols method and ITSE performance criterion is proposed. The simulation studies are carried out for different types of controllers, and disturbances and it is found that it regulates the frequency with less number of oscillations, minimum peak over shoot, and settling time in the case of PID controller

Authors: Pawar Shalikram Motiram, Dr. Subhash Shankar Zope

File Name: Shalikram_70900-19-102.pdf
 Download Abstract | Download Full Paper

Image Transmission through OFDM System using Alamouti-STBC under AWGN, Nakagami and Rayleigh Channels
Abstract: Recent communication world is facing drastic changes in the format related to OFDM system. An OFDM system deals with multiple channels over which information are sent at different frequencies to boast up bandwidth efficiency. These techniques were used for audio or video signals in OFDM but in this paper it has been done for image processing to recover original image. Along with this IFFT and FFT filters are used at the transmitter and at the receiving end of OFDM system. During communication, an extra unwanted noise signals come across with real signal due to any reason. This paper deals with these noise called AWGN, Rayleigh and Nakagami. At the receiver side, bit error rate is improved to recover real image which is transmitted from transmitter to receiver. In order to achieve this, the methodology has gone through BPSK modulation technique and Alamouti space time block codes. This system was implemented using MATLAB, in order to simulate these functionalities and to obtain results in the form of BER and SNR to evaluate these performances.

Authors: Manu Upadhyay, Dr. D. P. Rathod

File Name: Manu_71000-19-101.pdf
 Download Abstract | Download Full Paper

Iris Recognition using Gabor Wavelet, Harris Corner and Random Forest Classifier
Abstract: This paper presents the use of biometric identification through iris recognition, in specific environments that require a high level of security, such as penitentiaries. The image processing technique is utilized to process the human iris database images. It finds the centre coordinates along with the radius for the iris. Noise elimination around the iris image is also performed. The extracted features are the inputs for the random forest classifier which provides the output in the form of class for the identification of the person. In this paper, a hybrid approach of feature extraction based on different combination of Gabor wavelet and Harris Corner method is proposed. Random forest classifier is used for classification of extracted features. The simulation results are tested for the publicly available databases; CASIA iris image database, IIITD CLI iris image database, and achieve outperforming results for the iris matching. The hybrid feature extraction provides 98.9% of accuracy with proposed experimental setup.

Authors: Akram Qureshi, Ajay Saini

File Name: Akram_71000-19-102.pdf
 Download Abstract | Download Full Paper

A Novel Approach for 5 Stage Pipelined RISC Processor
Abstract: The proposed research work is the design of a 32 bit RISC (Reduced Instruction Set Computer) processor. The design helps to improve the speed of processor, and to give the higher performance of the processor. It has 5 stages of pipeline viz. instruction fetch, instruction decode, instruction execute, memory access and write back all in one clock cycle. The control unit controls the operations performed in these stages. All the modules in the design are coded in VHDL.

Authors: Suranjit Kosta, Ankit Pandit

File Name: Suranjit_71000-19-104.pdf
 Download Abstract | Download Full Paper

© 2016 IJDACR Journal. All rights reserved.